

October 1987 Revised January 1999

## MM74C165

# Parallel-Load 8-Bit Shift Register

## **General Description**

The MM74C165 functions as an 8-bit parallel-load, serial shift register. Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD  $(\overline{\text{PL}})$  is low. Shifting is inhibited as long as  $\overline{\text{PL}}$  is low. Data is sequentially shifted from complementary outputs,  $Q_7$  and  $\overline{Q}_7$ , highest-order bit (P7) first. New serial data may be entered via the SERIAL DATA (Ds) input. Serial shifting occurs on the rising edge of CLOCK1 or CLOCK2. Clock inputs may be used separately or together for combined clocking from independent sources. Either clock input may be used also as an active-low clock enable. To prevent double-clocking when a clock input is used as an enable,

the enable must be changed to a high level (disabled) only while the clock is HIGH.

#### **Features**

■ Wide supply voltage range: 3V to 15V

■ Guaranteed noise margin: 1V

■ High noise immunity: 0.45 V<sub>CC</sub> (typ.)

■ Low power TTL compatibility: fan out of 2 driving 74L

■ Parallel loading independent of clock


■ Dual clock inputs

■ Fully static operation


### **Ordering Code:**

Order Number	Package Number	Package Description			
MM74165N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			


### **Connection Diagram**



# **Block Diagrams**



\*Please look into Section 8, Appendix D for availability of various package types.



## **Truth Table**

State	Inputs				Internal		Outputs		
	PL	Clock1	Clock2	Ds	P0 thru P7	Q0	Q1	Q7	Q7
			(as enable)						
Parallel Load	L	Х	Х	Х	P0P7	P0	P1	P7	P7
Enable	Η	L	L	Х	Х	P0	P1	P7	P7
Shift (with Ds)	Н	1	L	Н	Х	Н	P0	P6	P6
Shift (with Ds)	Н	1	L	L	Х	L	Н	P5	P5
Hold (Disable)	Н	1	Н	Х	Х	L	Н	P5	P5

X = Don't Care  $H = V_{IN(1)}$ 

 $\begin{array}{l} T=v_{IN(1)}\\ L=V_{IN(0)}\\ \uparrow=Clock transition from \ V_{IN(0)} \ to \ V_{IN(1)}\\ P0\ thru\ P7=Data\ present\ (and\ loaded\ into)\ parallel\ inputs\\ Q0\ thru\ Q6=Internal\ flip-flop\ outputs \end{array}$ 

## **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{ll} \mbox{Voltage at Any Pin} & -0.3\mbox{V to V}_{\mbox{CC}} + 0.3\mbox{V} \\ \mbox{Operating Temperature Range} & -40\mbox{°C to +85\mbox{°C}} \end{array}$ 

Storage Temperature Range  $$-65^{\circ}\textrm{C}$$  to  $+150^{\circ}\textrm{C}$$  Absolute Maximum  $\textrm{V}_{\textrm{CC}}$  18V

Power Dissipation

 Dual-In-Line
 700 mW

 Small Outline
 500 mW

Operating  $V_{CC}$  Range 3V to 15V Lead Temperature

(Soldering, 10 seconds) 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

### **DC Electrical Characteristics**

Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	CMOS	<b>'</b>		J		
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 5V	3.5			V
		$V_{CC} = 10V$	8.0			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 5V			1.5	V
		V <sub>CC</sub> = 10V			2.0	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5V$ , $I_{O} = -10 \mu A$	4.5			V
		$V_{CC} = 10V$ , $I_{O} = -10 \mu A$	9.0			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = +10 \mu A$			0.5	V
. ,		$V_{CC}=10V,I_O=+10~\mu A$			1.0	V
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	1.0	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 15V		0.05	300	μΑ
CMOS TO	LPTTL INTERFACE					•
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 4.75V	V <sub>CC</sub> - 1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 4.75V			0.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 4.75V$ , $I_{O} = -360 \mu A$	2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 4.75V, I_{O} = 360 \mu A$			0.4	V
	DRIVE (See Family Characteristics	Data Sheet) (short circuit current)				•
I <sub>SOURCE</sub>	Output Source Current	V <sub>CC</sub> = 5V	-1.75	-3.3		mA
	(P-Channel)	$T_A = 25$ °C, $V_{OUT} = 0$ V				
I <sub>SOURCE</sub>	Output Source Current	V <sub>CC</sub> = 10V	-8.0	-15		mA
	(P-Channel)	$T_A = 25$ °C, $V_{OUT} = 0$ V				
I <sub>SINK</sub>	Output Sink Current	V <sub>CC</sub> = 5V	1.75	3.6		mA
	(N-Channel)	$T_A = 25$ °C, $V_{OUT} = V_{CC}$				
I <sub>SINK</sub>	Output Sink Current	V <sub>CC</sub> = 10V	8.0	16		mA
	(N-Channel)	$T_A = 25$ °C, $V_{OUT} = V_{CC}$				

# AC Electrical Characteristics (Note 2) $T_A = 25^{\circ}C$ , $C_L = 50$ pF, unless otherwise noted


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time to a Logical "0" or	V <sub>CC</sub> = 5V		200	400	ns
	Logical "1" from Clock or Load to Q or $\overline{Q}$	V <sub>CC</sub> = 10V		80	200	ns
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time to a Logical "0" or	$V_{CC} = 5V$		200	400	ns
	Logical "1" from H to Q or $\overline{\mathbb{Q}}$	V <sub>CC</sub> = 10V		80	200	ns
t <sub>S</sub>	Clock Inhibit Set-up Time	V <sub>CC</sub> = 5V	150	75		ns
		V <sub>CC</sub> = 10V	60	30		ns
t <sub>S</sub>	Serial Input Set-up Time	V <sub>CC</sub> = 5V	50	25		ns
		V <sub>CC</sub> = 10V	30	15		ns
t <sub>H</sub>	Serial Input Hold Time	V <sub>CC</sub> = 5V	50	0		ns
		V <sub>CC</sub> = 10V	30	0		ns
t <sub>S</sub>	Parallel Input Set-Up Time	V <sub>CC</sub> = 5V	150	75		ns
		V <sub>CC</sub> = 10V	60	30		ns
t <sub>H</sub>	Parallel Input Hold Time	V <sub>CC</sub> = 5V	50	0		ns
		V <sub>CC</sub> = 10V	30	0		ns
t <sub>W</sub>	Minimum Clock Pulse Width	V <sub>CC</sub> = 5V		70	200	ns
		V <sub>CC</sub> = 10V		30	100	ns
t <sub>W</sub>	Minimum Load Pulse Width	V <sub>CC</sub> = 5V		85	180	ns
		V <sub>CC</sub> = 10V		30	90	ns
f <sub>MAX</sub>	Maximum Clock Frequency	V <sub>CC</sub> = 5V	2.5	6		MHz
		V <sub>CC</sub> = 10V	5	12		MHz
t <sub>r</sub> , t <sub>f</sub>	Maximum Clock Rise and Fall Time	$V_{CC} = 5V$	10			μs
		V <sub>CC</sub> = 10V	5			μs
C <sub>IN</sub>	Input Capacitance	(Note 3)		5		pF
C <sub>PD</sub>	Power Dissipation Capacitance	(Note 4)		65		pF

Note 2: AC Parameters are guaranteed by DC correlated testing.


Note 3: Capacitance is guaranteed by periodic testing.


Note 4: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics application note

# **Switching Time Waveform**



Note B: Prior to test, HIGH level data is loaded into the P7 input.





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com